Abstract-This paper presents a novel approach to make highperformance CMOS at low temperatures. Fully functional devices are manufactured using back-end compatible substrate temperatures after the deposition of the amorphous-silicon starting material. The amorphous silicon is pretextured to control the location of grain boundaries. Green-laser annealing is employed for crystallization and dopant activation. 
Following up on the approaches using spacers and seeds, we recently proposed a new approach to control the location of grain boundaries [14] , [15] , as shown in Fig. 1 . An amorphous silicon layer (with typical thickness of 50-100 nm as common in poly-Si TFTs [16] ) is deposited over parallel amorphous silicon lines, oriented in the laser-crystallization direction. During laser annealing, a lateral temperature gradient in the molten silicon will result. Recrystallization will start from the coolest (thickest) positions and end in between two lines where the major crystal boundary will form. Thus, long crystals aligned in one direction will be formed.
An important issue is the laser wavelength applied for crystallization. The interlayer oxide must be transparent at this wavelength to prevent its heating to avoid cracks, deformation, and other damage [17] . At the same time, the absorption coefficient for amorphous Si film must be high enough to provide complete melting of the irradiated film.
In the case of the excimer-laser crystallization (308-nm wavelength), the laser beam penetration depth into amorphous silicon and polysilicon extracted from spectroscopic ellipsometer (SE) measurements [18] is < 10 nm, so primarily, a thin top layer of the silicon film is melted and only further heat diffusion provides complete melting of the film. For this reason, we chose for an irradiation at 515-nm wavelength, which has much lower measured absorption coefficients. That ensures a larger penetration depth of ≈49 nm for a-Si and near 200 nm for crystallized poly-Si film [18] , leading to a more homogeneous melting of silicon layer [17] . This widens the process window for recrystallization in terms of the laser power and pulse duration.
In this paper, the properties of green-laser-crystallized silicon films with preformed a-Si lines are presented and discussed, such as the obtained crystal structure and sheet resistance. The films are further used to realize n-and p-channel TFTs. The current-voltage characteristics of the transistors, performance of CMOS inverters, and efficiency of TFT channel location control in ring oscillators are shown.
II. RESULTS AND DISCUSSION

A. Laser Treatment of a-Si Films
On 100-mm 5-10-Ω · cm Si wafers thermally oxidized to grow a 0.9-μm SiO 2 layer, a 50-nm-thick a-Si film was deposited by LPCVD (from SiH 4 ) at 550
• C, in which lines of ∼ 0.5 μm wide at a 4-μm distance were patterned. A second 100-nm a-Si layer was deposited with the same LPCVD process, resulting in an amorphous film with a periodically varied thickness (Fig. 1) .
The film was then crystallized using the laser optical system LAVA at INNOVAVENT GmbH, utilizing a green (515-nm) laser beam up to 54-mm length. The laser beam has a uniform top-hat profile along the x-direction and a Gaussian profile along the (scanning) y-direction. The beam intensity profile was measured at the wafer plane using a CCD camera and a microscope. The applied beam length was 8 mm, and the width was 5.8 μm, both full-width half-maximum (FWHM) values. The average energy density in the beam was adjusted by an optical attenuator. The energy density was defined as the total pulse energy divided by the FWHM area of the beam [14] .
For the film irradiation, we used the second harmonic of a diode-pumped Yb:YAG thin disk laser (model JenLas ASAMA) irradiating at a repetition rate of 50 kHz. The pulse duration was 206 ns. The scan velocity was 5.68 mm/s, providing a beam overlap of 98%. Silicon film crystallization was investigated at laser energy densities ranging from 0.6 to 1.2 J/cm 2 . During the laser crystallization, the periodically varied thickness locally results in nonmolten lines deeply embedded into the molten silicon. These solid regions influence the temperature gradient in the lateral direction that is perpendicular to the laser scan direction and serve as the crystallization centers for super lateral crystal growth [see Fig. 1(c) and (d) ]. The thicker film regions crystallize first, followed by crystallization of the remaining thinner regions. Thereby, the dominant crystal orientation can laterally extend to the grain boundaries, with a possible formation of intragranular ridges and hillocks. AFM measurements show that ridges and hillocks are not significantly apparent in our process [14] .
An important parameter for the crystallization process was the choice of line width and line pitch. At 4-μm pitch and 0.5-μm line width, we obtain the largest width grains. If we increase the line pitch above 4 μm, the grains do not extend wide enough perpendicularly to the laser scan direction. If the line width is larger than 0.5 μm, the topography after crystallization is considerable-only thin lines are partly planarized during the crystallization step. A thicker buried silicon line also leads to undesirable topography. The reduction of the line thickness below 50 nm leads to process window narrowing.
To gain continuous super lateral crystal growth starting from the crystallization centers on the bottom of the molten silicon, it is important to have no oxide layer formed between the lines and the upper (second) layer of silicon. This can be achieved by immediate a-Si deposition on a hydrogen-terminated Si surface formed after the last HF dip during stripe patterning. Fig. 2(a) shows the cross section of the crystallized silicon film with the grain propagated from the silicon line into the film lying above. Interruption of the super lateral crystal growth is shown in Fig. 2 (b) and (c). Here, the presence of an interfacial layer (i.e., native oxide) on the silicon lines separates the crystallization of the bottom and top layers, resulting in the formation of smaller polysilicon grains.
The crystallinity of the silicon films is visualized by Wright etching as shown in Fig. 3 (a) and (b). At sufficiently high laser energy, the material forms long crystalline stripes. This is confirmed by the electron backscatter diffraction (EBSD) analysis (see Fig. 4 ). The main grain boundaries [marked with black in Fig. 4 thermal stress in a crystallized film [19] , [20] . The concept of enlarged crystalline grain formation is therefore approved.
The irradiation with a lower energy (0.6 J/cm 2 at 98% overlap) resulted in insufficient film melting. This leads to a fine-grain structured silicon film [see Fig. 3(a) ]. Fig. 4(b) shows the relative prevalence of certain grain orientations with respect to the film surface normal direction, observed by EBSD. The dominant orientation is (112), with fractions of (102) and (142) oriented grains.
It should be noted that the exact process window for laser crystallization may vary upon the layer stack underneath the a-Si film, because the thermal diffusion is different [21] . A silicon heat sink layer can alleviate this problem [22] . The silicon layer thickness is more than the absorption length for the used wavelength, in particular at higher temperatures. Therefore, we expect that interference inside the silicon film can be neglected.
B. Sheet Resistance R Measurements 1) Fabrication of Long Diffusion Area Structures:
Test structures were designed to verify the impurity activation. Due to the expected anisotropy in electrical behavior, the conventional four-point method for measuring sheet resistance (e.g., van der Pauw or Greek cross) [23] could not be employed. Thus, sheet resistance was measured in both directions using Kelvin-contacted silicon stripes of 300-μm length and 5-, 10-, and 15-μm width (Fig. 5) , oriented in the x-and y-directions.
The crystallized silicon films were initially patterned to form stripes. Then, BF + 2 (1 × 10 15 cm −2 ) and As + (4 × 10 15 cm −2 ) ions were implanted at 55 keV to form p-and n-type stripes. Arsenic was chosen instead of phosphorus due to the lower diffusion and smaller implantation depth at the same acceleration voltage. The higher solubility of arsenic allows an implantation of higher dose in comparison with boron.
The dopant activation was done by a laser optical system that is similar to that used for the crystallization. The applied laser energy density was 0.4 J/cm 2 . The beam length was 5.16 mm, and the width was 28.4 μm. The pulse duration was 300 ns with a repetition rate of 10.2 kHz, and the scan velocity was 14.5 mm/s, providing a beam overlap of 95%. Under these conditions, the dopant becomes active without silicon remelting.
2) Sheet Resistance R of Laser-Crystallized Films: We measured the sheet resistance of the silicon stripes, oriented in both the parallel (y-axis) and perpendicular (x-axis) currentflow directions with respect to the main grain boundaries. These resistivities, labeled R and R ⊥ , respectively, are shown in Fig. 6 . Clearly (and as expected), the sheet resistance is lower when current flows parallel to the main grain boundaries. Moreover, the spread of R is significantly lower in comparison to the R ⊥ spread, for both p-and n-type films. In samples crystallized at 0.7-1.0-J/cm 2 laser energy densities, the parallel sheet resistance of both films has an rms spread below 5% in contrast to the perpendicular rms spread of up to 21%. The figure further indicates that the laser energy dependence is weak, suggesting an appreciable process window.
From the calculated resistivity values (ρ n, = 1.4 mΩ · cm for n-type and ρ p, = 3.0 mΩ · cm for p-type silicon film), we can derive the concentrations of the electrically activated donor and acceptor atoms, i.e., approximately 8 × 10
19 cm −3 for boron and 3 × 10 20 cm −3 for arsenic, near the saturation limit of heavily doped films [24] . This corresponds to an activation level above 80% for both impurities.
C. TFTs 1) TFT Fabrication:
Similarly to the long diffusion area test structures, TFTs were fabricated on patterned silicon films primarily crystallized with laser energy densities of 1.0 J/cm 2 . The same implantation conditions were used to form p-and n-type regions for the source and drain. Then, the same dopant activation process was applied.
A 100-nm-thick SiO 2 gate dielectric layer was deposited by means of remote inductively coupled plasma-enhanced chemical vapor deposition (ICPECVD) in Ar-N 2 O-SiH 4 plasma at 150
• C and pressure of 1 Pa. The gas phase contained 0.08% of SiH 4 and 18% of N 2 O-see [25] and [26] for more details. The thickness of the deposited oxides was determined by J. A. Woollam M2000 SE and was confirmed by C-V measurements.
Then, contact openings in the SiO 2 were etched in a buffered hydrofluoric acid solution. The front and back sides were metalized by sputtering a 1-μm-thick Al layer, patterned at the front side (defined by photolithography and wet etched)-providing metal contacts to the source/drain regions and forming the gate electrode. The post metallization anneal was done in H 2 O/N 2 ambient for 10 min at 400
• C. The TFT fabrication process is summarized in Fig. 7 Electrical measurements were performed on a Karl Suss MicroTec PM300 Manual Probe Station equipped with a Keithley 4200 SCS. 
2) Electrical Characterization:
The field-effect mobility was calculated from transconductance g m in the linear region at low source-drain voltage (V DS ) using the following equation [23] :
where C ox is the gate oxide capacitance per unit area, L and W are the channel length and width, respectively, and
Here, I D is the drain current and V GS is the gate voltage. The measurements were done using the Al front gate, with the Si bottom gate (i.e., the substrate) grounded. The device channels were undoped for both p-and n-channel TFTs. Fig. 8 shows typical transfer characteristics obtained at a drain voltage of −0.1 V for p-channel TFTs and 0.1 V fo r n-channel TFTs. For all the measured TFTs, the channels were realized in both perpendicular and parallel orientations to the laser scanning direction (or to the main grain boundaries), and the channel sizes (W/L) were 10 μm/20 μm.
A correct orientation of transistors with respect to the grain boundaries is essential. The parallel TFTs show superior mobility for both N-and PMOS transistors, as listed in Table I . The TFTs with channels oriented parallel to the main grain boundaries additionally exhibit a lower subthreshold slope (Table I ) and little location dependence. Furthermore, the mobility of the present TFTs using ICPECVD SiO 2 is significantly higher than the earlier fabricated TFTs with ALD Al 2 O 3 [15] . We attribute this mobility enhancement to the use of a thick high-quality SiO 2 gate dielectric [26] in contrast to the earlier used thin Al 2 O 3 [15] . Al 2 O 3 has also shown to yield lower mobilities in the case of MOS transistors on monocrystalline Si [27] .
The output characteristics (Fig. 9 ) exhibit typical linearsaturation curves for the drain current at various gate voltages. Thus, as it follows from the transfer and output characteristics, the orthogonal devices show a lower mobility, strongly dependent on the placement of the device with respect to the grain boundaries: An improper placement leads to lower oncurrents.
As schematically shown in Fig. 1 , laser crystallization with underlying preformed a-Si lines enables the formation of laterally enlarged grains with grain boundaries dominantly located in between the line positions. A series of 20 TFTs with predetermined channel locations (oriented perpendicular to the laser scanning direction and to the grain boundaries) was manufactured. The channel sizes (W/L) were 12 μm/2 μm. The channel of each next transistor was shifted in the x-direction for 0.2 μm with respect to the position of the previous transistor in the same series. This gradual channel shift ensures the existence of TFTs with major grain boundaries located in the channel, and devices with much less boundaries or even grain-boundary-free channels. The measured mobility and threshold voltage values ( Fig. 10) show a performance enhancement of the TFTs having channels placed in between the major grain boundaries.
D. CMOS Inverters and Ring Oscillators
To perform a dynamic characterization of the TFTs, we designed and fabricated CMOS inverters and 51-stage ring oscillators, as shown in Fig. 11 . For a basic CMOS inverter, the channel widths for p-and n-channel TFTs were 3 and 2 μm, respectively, and the channel lengths were 2 μm for both transistor types. To avoid loading down the ring oscillator, an Fig. 12(b) . The extracted rise and fall times are 103 and 80 μs for the basic inverter, and 3.9 and 1.9 μs for the inverter with wider channels. These values are, however, conservative estimates of the real switching speed, given the large parasitic capacitance present in this measurement.
The ring oscillators exhibit stable oscillations with frequencies in the megahertz range with the TFT channels oriented parallel to the grain boundaries. None of the ring oscillators with perpendicularly oriented TFTs oscillates. Fig. 13 shows the output of an unloaded 51-stage CMOS ring oscillator. In addition to the fundamental oscillation frequency of 0.68 MHz, odd higher harmonics (1.97 and 3.27 MHz) were measured for the same ring oscillator, in line with reports in [28] and [29] . The V DD dependence of the oscillation periods for the three harmonics is shown in Fig. 14 . By using the fundamental frequency, the propagation gate delay t pd amounts to 14.4 ns, obtained by the following equation [30] :
where T is the period of the oscillation and N is the number of stages. Similar to the experiment with shifted TFTs (see Fig. 10 ), a series of 11 ring oscillators with predetermined channel locations (oriented parallel to the laser scanning direction and to the grain boundaries) was fabricated. Channels of all transistors in every next ring oscillator were shifted perpendicularly to the major grain boundaries for 0.4 μm with respect to the channel positions in the previous ring oscillator of the series. As stated earlier, this shift ensures the existence of oscillators with and without major grain boundaries in the channels.
Although the current flow in all these ring oscillators is parallel to the boundaries, we still observe a deviation in the device performance, leading to a lower propagation gate delay when fewer boundaries are expected to be present in the channels (Fig. 15) . This demonstrates the effectiveness of the device positioning method proposed in this paper.
III. CONCLUSION
We fabricated high-performance p-and n-channel poly-Si TFTs using pretextured a-Si, green-laser crystallization and activation, and a low-temperature dielectric. The pretexturing leads to large-grain poly-Si films with the grain boundaries mostly oriented along the underlying a-Si lines. The sheet resistance is lower and shows a lower variability for devices oriented parallel to the major grain boundaries than for perpendicularly oriented devices. Heavily As-and B-doped silicon films exhibit high doping activation level after laser annealing. The TFTs oriented parallel to the underlying a-Si lines (and therefore to the grain boundaries) exhibit significantly better electrical performance than the perpendicularly oriented devices.
The 51-stage CMOS ring oscillators with parallel TFTs were fully operational and showed an improved performance if all TFT channels were positioned in between the major grain boundaries. In contrast, the ring oscillators made of the perpendicularly oriented TFTs were not operational.
The described low-temperature fabrication method can be further developed for low-temperature CMOS postprocessing, after replacing the LPCVD step at 550
• C by, e.g., plasmaenhanced CVD of a-Si at temperatures lower than 400
• C. This CMOS process can be employed for large-area TFTs as well as in 3-D electronics due to its low thermal budget.
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